

## Low offset, rail-to-rail output, 36V operational amplifier.

### Description

SL2177F (dual) and SL4177F (quad) are low-offset operational amplifiers featuring high input impedance and output swing capability within 200mV of the supply rails. Their input common-mode voltage range extends to the negative supply rail. They utilize Trim technology for offset voltage calibration, resulting in exceptionally low offset voltage (typical value of 50 $\mu$ V).

The chip supports both single-supply and dual-supply configurations. In single-supply mode, the supply voltage range is from +3.3V to +36V. In dual-supply mode, the supply voltage range is from  $\pm 1.65$ V to  $\pm 18$ V.

The SL2177F is available in SOP-8 and MSOP-8 packages, while the SL4177F is offered in SOP-14 and TSSOP-14 packages. All package types have an operating temperature range of -40° C to +125° C.

### Features

- Low offset voltage: 50 $\mu$ V (typical)
- Zero drift: 0.5 $\mu$ V/°C
- High DC precision
  - Open-loop gain ( $A_{VOL}$ ): 120dB
  - Power supply rejection ratio (PSRR): 110dB
  - Common-mode rejection ratio (CMRR): 110dB
- Gain bandwidth product: 2MHz
- Static current: 400 $\mu$ A (typical)
- Power supply voltage range:  $\pm 1.65$ V to  $\pm 18$ V
- Rail-to-rail output
- Input extends to the negative supply rail

### Applications

- Bridge amplifiers
- Strain gauges
- Sensor applications
- Temperature measurement
- Electronic scales
- Medical devices
- Resistance thermometers

## Pin distribution




Fig.1 Pin Distribution

## Pin description

Symbol	Description
+INA, +INB +INC, +IND	the non-inverting input of the operational amplifier
-INA, -INB -INC, -IND	the inverting input of the operational amplifier
+Vs	positive power supply terminal
-Vs	negative power supply terminal (connected to ground when single power supply is used)
OUTA, OUTB OUTC, OUTD	the output of the operational amplifier

## Ordering information

Type	Package	Packing Quantity
SL2177FXS8	SOP-8	4000PCS
SL2177FXV8	MSOP-8	3000PCS
SL4177FXS14	SOP-14	2500PCS
SL4177FXT14	TSSOP-14	3000PCS

**Absolute maximum ratings (T<sub>A</sub>=25°C)**

Symbol	Parameter	Rated Value	Unit
V <sub>S</sub>	power supply voltage	±19, 38 (single power supply)	V
V <sub>CM</sub>	common-mode voltage	V <sub>S-</sub> -0.3 to V <sub>S+</sub> +0.3	V
I <sub>IN</sub>	input current	±10	mA
V <sub>DM</sub>	differential voltage	±0.7	V
T <sub>A</sub>	operating temperature	-40 to +125	°C
T <sub>STG</sub>	storage temperature	-65 to +150	°C
T <sub>J</sub>	junction temperature	150	°C
ESD	human body model (HBM)	2	kV

**Remarks:**

- 1.Exceeding the absolute maximum ratings may cause permanent damage to the device. The parameters listed above are only some critical ones, and exceeding normal operating ranges for other unlisted parameters should not be assumed. Prolonged operation at absolute maximum ratings may affect device reliability.
2. The input terminals are clamped to the power supply rails by diodes.
3. The device must never exceed the maximum junction temperature at any time.

**Electrical parameters (T<sub>A</sub>=25°C)**

(V<sub>S</sub> = ± 18 V, T<sub>A</sub> = 25°C, V<sub>CM</sub> = V<sub>S</sub>/2, V<sub>O</sub> = V<sub>S</sub>/2, R<sub>L</sub> = 10 kΩ connected to V<sub>S</sub>/2, unless otherwise noted.)

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
<b>Input Characteristics</b>						
V <sub>OS</sub>	input offset voltage		-150	± 50	150	μV
V <sub>OS</sub> TC	offset voltage drift	T <sub>A</sub> =-40°C to +125°C		0.5		μV/°C
I <sub>B</sub>	input bias voltage	V <sub>CM</sub> =V <sub>S</sub> /2		± 100		pA
I <sub>OS</sub>	input offset current			± 100		pA
V <sub>CM</sub>	common-mode input voltage range	T <sub>A</sub> = -40°C to +125°C	V <sub>S-</sub>		(V <sub>S+</sub> ) -1.5	V
CMRR	common-mode rejection ratio open-loop voltage gain	V <sub>S-</sub> <V <sub>CM</sub> <V <sub>S+</sub> -1.5V		110		dB
		T <sub>A</sub> =-40°C to +125°C		100		dB
A <sub>VOL</sub>	input offset voltage	V <sub>S-</sub> +0.5V<V <sub>O</sub> <V <sub>S+</sub> -0.5V		120		dB
		T <sub>A</sub> =-40°C to +125°C		110		dB
<b>Output Characteristics</b>						
V <sub>OH</sub>	high output voltage swing	R <sub>L</sub> = 10kΩ	(V <sub>S+</sub> ) -200	(V <sub>S+</sub> ) -120		mV
		T <sub>A</sub> =-40°C to +125°C	(V <sub>S+</sub> ) -280			mV
V <sub>OL</sub>	low output voltage swing	R <sub>L</sub> =10kΩ		(V <sub>S-</sub> ) +110	(V <sub>S-</sub> ) +200	mV
		T <sub>A</sub> =-40°C to +125°C			(V <sub>S-</sub> ) +280	mV
I <sub>SC</sub>	short-circuit output current	source current		25		mA
		sink current		25		mA
<b>Power Characteristics</b>						
PSRR	power supply rejection ratio	V <sub>S</sub> =4V to 36V		110		dB
		T <sub>A</sub> =-40°C to +125°C		100		dB
I <sub>Q</sub>	quiescent current (single channel)			410	550	μA
		T <sub>A</sub> =-40°C to +125°C			650	μA
<b>Noise</b>						
V <sub>n</sub>	input voltage noise	f=0.1Hz to 10Hz		8		μVpp
e <sub>n</sub>	input voltage noise density	f= 1kHz		22		nV/√Hz
<b>Dynamic Characteristics</b>						
GBW	gain bandwidth product	G=-10		2		MHz
SR	slew rate	G=+1		1.6		V/μs


**Electrical parameters (T<sub>A</sub>=25°C)**

 (V<sub>S</sub>=±2.5V, T<sub>A</sub>=25°C, V<sub>CM</sub>=V<sub>S</sub>/2, V<sub>O</sub>=V<sub>S</sub>/2, R<sub>L</sub>=10kΩ connected to V<sub>S</sub>/2, unless otherwise specified.)


Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
<b>Input Characteristics</b>						
V <sub>OS</sub>	input offset voltage		-150	±50	150	μV
V <sub>OS</sub> TC	offset voltage drift	T <sub>A</sub> =-40°C to +125°C		0.5		μV/°C
I <sub>B</sub>	input bias voltage	V <sub>CM</sub> =V <sub>S</sub> /2		±50		pA
I <sub>OS</sub>	input offset current			±50		pA
V <sub>CM</sub>	common-mode input voltage range	T <sub>A</sub> = -40°C to +125°C	V <sub>S-</sub>		(V <sub>S+</sub> )-1.5	V
CMRR	common-mode rejection ratio open-loop voltage gain	V <sub>S-</sub> <V <sub>CM</sub> <V <sub>S+</sub> -1.5V		95		dB
		T <sub>A</sub> =-40°C to +125°C		90		dB
A <sub>VOL</sub>	input offset voltage	V <sub>S-</sub> +0.5V<V <sub>O</sub> <V <sub>S+</sub> -0.5V		115		dB
		T <sub>A</sub> =-40°C to +125°C		105		dB
<b>Output Characteristics</b>						
V <sub>OH</sub>	high output voltage swing	R <sub>L</sub> = 10kΩ	(V <sub>S+</sub> )-30	(V <sub>S+</sub> )-20		mV
		T <sub>A</sub> =-40°C to +125°C	(V <sub>S+</sub> )-40			mV
V <sub>OL</sub>	low output voltage swing	R <sub>L</sub> =10kΩ		(V <sub>S-</sub> )+20	(V <sub>S-</sub> ) +30	mV
		T <sub>A</sub> =-40°C to +125°C			(V <sub>S-</sub> ) +40	mV
I <sub>SC</sub>	short-circuit output current	source current		25		mA
		sink current		25		mA
<b>Power Characteristics</b>						
PSRR	power supply rejection ratio	V <sub>S</sub> =4V to 36V		110		dB
		T <sub>A</sub> =-40°C to +125°C		100		dB
I <sub>Q</sub>	quiescent current (single channel)			390	540	μA
		T <sub>A</sub> =-40°C to +125°C			640	μA
<b>Noise</b>						
V <sub>n</sub>	input voltage noise	f=0.1Hz to 10Hz		8		μV <sub>pp</sub>
e <sub>n</sub>	input voltage noise density	f= 1kHz		22		nV/√Hz
<b>Dynamic Characteristics</b>						
GBW	gain bandwidth product	G=-10		2		MHz
SR	slew rate	G=+1		1.5		V/μs

## Typical performance characteristics


( $V_S = \pm 18\text{ V}$ ,  $T_A = 25^\circ\text{C}$ ,  $V_{CM} = V_S/2$ ,  $V_O = V_S/2$ ,  $R_L = 10\text{ k}\Omega$  connected to  $V_S/2$ , unless otherwise noted.)




**Fig.2 Large Signal Step Response**




**Fig.3 Large Signal Step Response**




**Fig.4 Large Signal Step Response**



**Fig.5 Large Signal Step Response**




**Fig.6 Small Signal Step Response**




**Fig.7 Small Signal Step Responses**

## Typical performance characteristics


( $V_S = \pm 18\text{ V}$ ,  $T_A = 25^\circ\text{ C}$ ,  $V_{CM} = V_S/2$ ,  $V_O = V_S/2$ ,  $R_L = 10\text{ k}\Omega$  connected to  $V_S/2$ , unless otherwise noted.)




**Fig.8 Negative Overload Recovery**



**Fig.9 Positive Overload Recovery**



**Fig.10 No Phase Flip**



**Fig.11 Quiescent Current vs. Temperature**

## Application guide

### 1. Application information

The SL2177F and SL4177F series are low-offset operational amplifiers renowned for their exceptional performance, making them an ideal choice for many high-precision applications. They exhibit a drift of  $0.5\mu\text{V}/^\circ\text{C}$  across the entire operating temperature range. Additionally, these amplifiers feature high CMRR, PSRR, and open-loop gain characteristics. In scenarios with high noise or high power supply impedance, decoupling capacitors (such as  $0.1\mu\text{F}$ ) should be placed adjacent to the power supply pins of the op-amp and positioned as close as possible to these pins.

### 2. Working characteristics

The specified supply voltage range for the SL2177F and SL4177F series is from 3.3V to 36V ( $\pm 1.65\text{V}$  to  $\pm 18\text{V}$ ). The operational temperature range is specified as  $-40^\circ\text{C}$  to  $+125^\circ\text{C}$ . Parameters related to supply voltage and temperature are typically tested under typical performance conditions.

### 3. Phase reversal protection

The SL2177F and SL4177F series feature phase reversal protection. In typical operational amplifiers, when the input voltage exceeds the common-mode input voltage range, the output phase can flip. This often occurs in non-inverting circuit configurations where the input voltage exceeds the specified common-mode voltage range, causing the output to flip and reach the supply rails. The SL2177F and SL4177F series mitigate this issue by limiting their output to the supply rails. Refer to Figure 12 for characteristic curves illustrating this feature.




Fig.12 Phase Reversal Test Diagram



## Application guide

### 4. Capacitive load and its stability

The SL2177F and SL4177F series can directly drive a 1nF capacitive load at unity gain without oscillation. Unity gain followers (buffers) are particularly sensitive to capacitive loads; driving a capacitive load directly can reduce the phase margin of the operational amplifier, leading to output ringing or oscillation. In applications requiring the driving of larger capacitive loads, it is advisable to add an isolation resistor  $R_{ISO}$  between the output and the capacitive load, as illustrated in Figure 13. This isolation resistor  $R_{ISO}$ , along with the capacitive load  $C_L$ , introduces a zero, thereby improving stability. A higher value of  $R_{ISO}$  enhances output stability, though at the cost of gain accuracy, as  $R_{ISO}$  and the load resistor  $R_L$  form a voltage divider network.

A more robust circuit configuration, depicted in Figure 14, offers improved stability and high DC accuracy. Connecting the inverting terminal to the output via a feedback resistor  $R_F$  effectively enhances DC precision.  $C_F$  and  $R_{ISO}$  compensate for any phase margin loss. Using a high-pass element, the output signal is fed back to the inverting input, ensuring overall stability of the feedback loop.




Fig.13 Indirect Driving Of Heavy Capacitive Loads

For circuits without a buffer, there are two other ways to improve the phase margin: 1) increase the gain of the op amp, or 2) add a capacitor in parallel with the feedback resistor to compensate for the parasitic capacitance at the inverting input.




Fig.14 Directly Driving Capacitive Loads With High DC Accuracy

## Application guide

### 5. Layout guidelines


To achieve optimal operational performance of the equipment, the following layout principles should be followed when designing a printed circuit board (PCB):

- A. Divide the ground into separate digital and analog sections, carefully plan the paths for current return to ground to avoid digital signal return paths interfering with analog signals. If using a multi-layer PCB, dedicate one layer specifically to ground; this aids in heat dissipation and effectively reduces EMI noise.
- B. Minimize parasitic capacitance and the proximity effect (Seebeck effect) by placing external components (such as feedback resistors) as close to the chip as possible.
- C. Keep input signal traces as short as possible and away from power lines or other digital signal lines.
- D. Connect a low ESR, 0.1 $\mu$ F ceramic bypass capacitor between each power pin and ground pin, placed as close to the chip as feasible. In single-supply applications, use a capacitor to connect the chip's power pin to ground.
- E. Consider adding a low-impedance, driven guard ring around critical wiring to significantly reduce leakage currents between different potential points.

These principles ensure efficient circuit performance and adherence to electrical engineering practices for PCB layout.

### 6. Low-side current sampling

As shown in Figure 15, the operational amplifier forms a low-side current sampling circuit. The load current ( $I_{LOAD}$ ) generates a voltage difference across the resistor ( $R_{SHUNT}$ ) and is amplified by the SL2177F and SL4177F. When the power supply voltage remains unchanged, the output voltage range can be changed by changing the resistor ( $R_{SHUNT}$ ) and the closed-loop amplification factor.



## Application guide

### 7. High pass filter

As shown in Figure 16, the SL2177F and SL4177F series form a bridge amplifier.




Fig.16 Bridge Amplifier

### 8. Programmable voltage source

As shown in Figure 17, the SL2177F and SL4177F series, along with DACs and power amplifiers, form a high-precision programmable power supply. Amplifier circuits using capacitors and resistors amplify the output voltage of the DAC, with a gain of  $1+R4/R1$ . In applications with wide input voltage ranges, the SL2177F and SL4177F exhibit high accuracy and low drift characteristics.






Fig.17 Programmable voltage source

## Packaging information

### MSOP-8




### SOP-8



## Packaging information

### TSSOP-14



### SOP-14

